## 402/384-OUTPUT TFT-LCD SOURCE DRIVER (64-GRAY SCALES)

## DESCRIPTION

The $\mu$ PD16647 is a source driver for TFT-LCD 64-gray-scale display. Its logic circuit operates at 3.3 V and the driver circuit operates at 5.0 V . The input data is digital data at 6 bits $\times 3$ dots, and 260,000 colors can be displayed in 64 -value
$\star$ outputs $\gamma$-corrected by the internal D/A converter and 10 external power supplies. The clock frequency is 50 MHz MAX. $\mu$ PD16647 can be used in TFT-LCD panels conforming to the SVGA standards.

## FEATURES

- CMOS level input
- 402/384 outputs
- 6 bits (gray scale data) $\times 3$ dots input
-64-value output by 10 external power supplies and internal D/A converter
- Output dynamic range: Vss2 +0.1 V to V dd2 -0.1 V
$\star$ - High-speed data transfer: fclk $=50 \mathrm{MHz}$ MAX. (internal data transfer rate at supply voltage VdD1 of logic circuit $=3.0 \mathrm{~V}$ )
- Level of $\gamma$-corrected power supply can be inverted
- Precharge-less output buffer
- Input data inversion function (INV)
- Logic supply voltage (VDD1): $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$
- Driver supply voltage (VDD2): $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
- Slim TCP

Ł • Current consumption reduction function (Bcont)

## ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| $\mu$ PD16647N-xxx | TCP (TAB package $)$ |

$\star$ Remark The TCP's external shape is customized. To order the required shape, please contact one of our sales representatives.

[^0]
## 1. BLOCK DIAGRAM



Remark /xxx indicates active low signal.

## » 2. PIN CONFIGURATION (Top view of copper foil surface, Face-up)

$\mu$ PD16647N-xxx: TCP (TAB package)


Remark This figure does not specify the TCP package.

## 3. PIN DESCRIPTION



Caution Be sure to turn on power in the order $\mathrm{V}_{\mathrm{DD} 1}$, logic input, $\mathrm{V}_{\mathrm{DD} 2}$, and gray scale power ( $\mathrm{V}_{0}$ to $\mathrm{V}_{9}$ ), and turn off power in the reverse order, to prevent the $\mu$ PD16647 from being damaged by latch-up. Be sure to observe this power sequence even during a transition period.

## 4. RELATION BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The 10 major points on the $\gamma$-characteristic curve of the LCD panel are arbitrarily set by external power supplies $\mathrm{V}_{0}$ through $\mathrm{V}_{9}$. If the display data is 00 H or 3 FH , gray-scale voltage $\mathrm{V}_{0}$ or $\mathrm{V}_{9}$ is output. If the display data is in the range 01 H to 3EH, the high-order 3 bits select an external power pair $\mathrm{V}_{\mathrm{n}+1}, \mathrm{~V}_{\mathrm{n}}$. The low-order 3 bits evenly divide the range of $\mathrm{V}_{\mathrm{n}+1}$ to $V_{n}$ into eight segments by means of $D / A$ conversion (however, the ranges from $V_{8}$ to $V_{7}$ and from $V_{1}$ to $V_{0}$ are divided into seven segments) to output a 64-gray-scale voltage.


Figure 4-1. Relationship between Input Data and $\gamma$-corrected Power Supplies


Table 4-1. Relationship between Input Data and Output Voltage

| Input Data | D×5 | Dx4 | D×3 | D×2 | Dx1 | Dxo | Output Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00H | 0 | 0 | 0 | 0 | 0 | 0 | $V_{0}$ |
| 01H | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{V}_{1}+\left(\mathrm{V}_{0}-\mathrm{V}_{1}\right) \times 6 / 7$ |
| 02H | 0 | 0 | 0 | 0 | 1 | 0 | $\mathrm{V}_{1}+\left(\mathrm{V}_{0}-\mathrm{V}_{1}\right) \times 5 / 7$ |
| 03H | 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{V}_{1}+\left(\mathrm{V}_{0}-\mathrm{V}_{1}\right) \times 4 / 7$ |
| 04H | 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{V}_{1}+\left(\mathrm{V}_{0}-\mathrm{V}_{1}\right) \times 3 / 7$ |
| 05H | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{V}_{1}+\left(\mathrm{V}_{0}-\mathrm{V}_{1}\right) \times 2 / 7$ |
| 06H | 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{V}_{1}+\left(\mathrm{V}_{0}-\mathrm{V}_{1}\right) \times 1 / 7$ |
| 07H | 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{V}_{1}$ |
| 08H | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \times 7 / 8$ |
| 09H | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \times 6 / 8$ |
| OAH | 0 | 0 | 1 | 0 | 1 | 0 | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \times 5 / 8$ |
| OBH | 0 | 0 | 1 | 0 | 1 | 1 | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \times 4 / 8$ |
| OCH | 0 | 0 | 1 | 1 | 0 | 0 | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \times 3 / 8$ |
| ODH | 0 | 0 | 1 | 1 | 0 | 1 | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \times 2 / 8$ |
| OEH | 0 | 0 | 1 | 1 | 1 | 0 | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \times 1 / 8$ |
| OFH | 0 | 0 | 1 | 1 | 1 | 1 | $\mathrm{V}_{2}$ |
| 10H | 0 | 1 | 0 | 0 | 0 | 0 | $\mathrm{V}_{3}+\left(\mathrm{V}_{2}-\mathrm{V}_{3}\right) \times 7 / 8$ |
| 11H | 0 | 1 | 0 | 0 | 0 | 1 | $\mathrm{V}_{3}+\left(\mathrm{V}_{2}-\mathrm{V}_{3}\right) \times 6 / 8$ |
| 12H | 0 | 1 | 0 | 0 | 1 | 0 | $\mathrm{V}_{3}+\left(\mathrm{V}_{2}-\mathrm{V}_{3}\right) \times 5 / 8$ |
| 13H | 0 | 1 | 0 | 0 | 1 | 1 | $\mathrm{V}_{3}+\left(\mathrm{V}_{2}-\mathrm{V}_{3}\right) \times 4 / 8$ |
| 14H | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{V}_{3}+\left(\mathrm{V}_{2}-\mathrm{V}_{3}\right) \times 3 / 8$ |
| 15H | 0 | 1 | 0 | 1 | 0 | 1 | $\mathrm{V}_{3}+\left(\mathrm{V}_{2}-\mathrm{V}_{3}\right) \times 2 / 8$ |
| 16H | 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{V}_{3}+\left(\mathrm{V}_{2}-\mathrm{V}_{3}\right) \times 1 / 8$ |
| 17H | 0 | 1 | 0 | 1 | 1 | 1 | $\mathrm{V}_{3}$ |
| 18H | 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{V}_{4}+\left(\mathrm{V}_{3}-\mathrm{V}_{4}\right) \times 7 / 8$ |
| 19 H | 0 | 1 | 1 | 0 | 0 | 1 | $\mathrm{V}_{4}+\left(\mathrm{V}_{3}-\mathrm{V}_{4}\right) \times 6 / 8$ |
| 1AH | 0 | 1 | 1 | 0 | 1 | 0 | $\mathrm{V}_{4}+\left(\mathrm{V}_{3}-\mathrm{V}_{4}\right) \times 5 / 8$ |
| 1BH | 0 | 1 | 1 | 0 | 1 | 1 | $\mathrm{V}_{4}+\left(\mathrm{V}_{3}-\mathrm{V}_{4}\right) \times 4 / 8$ |
| 1 CH | 0 | 1 | 1 | 1 | 0 | 0 | $\mathrm{V}_{4}+\left(V_{3}-V_{4}\right) \times 3 / 8$ |
| 1DH | 0 | 1 | 1 | 1 | 0 | 1 | $\mathrm{V}_{4}+\left(\mathrm{V}_{3}-\mathrm{V}_{4}\right) \times 2 / 8$ |
| 1EH | 0 | 1 | 1 | 1 | 1 | 0 | $\mathrm{V}_{4}+\left(\mathrm{V}_{3}-\mathrm{V}_{4}\right) \times 1 / 8$ |
| 1FH | 0 | 1 | 1 | 1 | 1 | 1 | $\mathrm{V}_{4}$ |
| 20 H | 1 | 0 | 0 | 0 | 0 | 0 | $\mathrm{V}_{5}+\left(\mathrm{V}_{4}-\mathrm{V}_{5}\right) \times 7 / 8$ |
| 21H | 1 | 0 | 0 | 0 | 0 | 1 | $V_{5}+\left(V_{4}-V_{5}\right) \times 6 / 8$ |
| 22 H | 1 | 0 | 0 | 0 | 1 | 0 | $\mathrm{V}_{5}+\left(\mathrm{V}_{4}-\mathrm{V}_{5}\right) \times 5 / 8$ |
| 23H | 1 | 0 | 0 | 0 | 1 | 1 | $V_{5}+\left(V_{4}-V_{5}\right) \times 4 / 8$ |
| 24H | 1 | 0 | 0 | 1 | 0 | 0 | $V_{5}+\left(V_{4}-V_{5}\right) \times 3 / 8$ |
| 25H | 1 | 0 | 0 | 1 | 0 | 1 | $V_{5}+\left(V_{4}-V_{5}\right) \times 2 / 8$ |
| 26H | 1 | 0 | 0 | 1 | 1 | 0 | $\mathrm{V}_{5}+\left(\mathrm{V}_{4}-\mathrm{V}_{5}\right) \times 1 / 8$ |
| 27H | 1 | 0 | 0 | 1 | 1 | 1 | $V_{5}$ |
| 28H | 1 | 0 | 1 | 0 | 0 | 0 | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right) \times 7 / 8$ |
| 29H | 1 | 0 | 1 | 0 | 0 | 1 | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right) \times 6 / 8$ |
| 2AH | 1 | 0 | 1 | 0 | 1 | 0 | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right) \times 5 / 8$ |
| 2BH | 1 | 0 | 1 | 0 | 1 | 1 | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right) \times 4 / 8$ |
| 2 CH | 1 | 0 | 1 | 1 | 0 | 0 | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right) \times 3 / 8$ |
| 2DH | 1 | 0 | 1 | 1 | 0 | 1 | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right) \times 2 / 8$ |
| 2EH | 1 | 0 | 1 | 1 | 1 | 0 | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right) \times 1 / 8$ |
| 2FH | 1 | 0 | 1 | 1 | 1 | 1 | $\mathrm{V}_{6}$ |
| 30 H | 1 | 1 | 0 | 0 | 0 | 0 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 7 / 8$ |
| 31 H | 1 | 1 | 0 | 0 | 0 | 1 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 6 / 8$ |
| 32H | 1 | 1 | 0 | 0 | 1 | 0 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 5 / 8$ |
| 33H | 1 | 1 | 0 | 0 | 1 | 1 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 4 / 8$ |
| 34H | 1 | 1 | 0 | 1 | 0 | 0 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 3 / 8$ |
| 35H | 1 | 1 | 0 | 1 | 0 | 1 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 2 / 8$ |
| 36H | 1 | 1 | 0 | 1 | 1 | 0 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 1 / 8$ |
| 37H | 1 | 1 | 0 | 1 | 1 | 1 | $\mathrm{V}_{7}$ |
| 38 H | 1 | 1 | 1 | 0 | 0 | 0 | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \times 6 / 7$ |
| 39H | 1 | 1 | 1 | 0 | 0 | 1 | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \times 5 / 7$ |
| 3AH | 1 | 1 | 1 | 0 | 1 | 0 | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \times 4 / 7$ |
| 3BH | 1 | 1 | 1 | 0 | 1 | 1 | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \times 3 / 7$ |
| 3 CH | 1 | 1 | 1 | 1 | 0 | 0 | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \times 2 / 7$ |
| 3DH | 1 | 1 | 1 | 1 | 0 | 1 | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \times 1 / 7$ |
| 3EH | 1 | 1 | 1 | 1 | 1 | 0 | $\mathrm{V}_{8}$ |
| 3FH | 1 | 1 | 1 | 1 | 1 | 1 | V9 |

## $4.1 \gamma$-Corrected Power Circuit

The reference power supply of the D/A converter consists of a ladder circuit with a total of 64 resistors, and resistance Lri between $\gamma$-corrected power pins differs depending on each pair of $\gamma$-corrected power pins. One pair of $\gamma$-corrected power pins consists of seven or eight series resistors, and resistance $\Sigma$ ri in the figure below is indicated as the sum of the seven or eight resistors. The resistance ratio between the $\gamma$-corrected power pins ( $\Sigma$ ri ratio) is designed to be a value relatively close to the ratio of the $\gamma$-corrected voltages $\mathrm{V}_{1}$ through $\mathrm{V}_{8}$ (gray scale voltages in 7 steps) used in an actual LCD panel. Under ideal conditions where there is no difference between the two, therefore, there is no voltage difference between the voltage of the $\gamma$-corrected power supplies and the gray scale voltages in 7 steps of the resistor ladder circuits of the $\mu$ PD16647, and no current flows into the $\gamma$-corrected power pins $\mathrm{V}_{1}$ through $\mathrm{V}_{8}$. As a result, a voltage follower circuit is not necessary.

Figure 4-2. $\gamma$-Corrected Power Circuit


## 5. RELATION BETWEEN INPUT DATA AND OUTPUT VOLTAGE

> Data format : 6 bits $\times$ RGB ( 3 dots)
> Input width $: 18$ bits ( 1 pixel data)
(1) $R, / L=H$ (right shift)

| Output | $S_{1}$ | $S_{2}$ | $S_{3}$ | $S_{4}$ | $\ldots$ | $S_{401 / 383}$ | $S_{402384}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | $D_{00}$ to $D_{05}$ | $D_{10}$ to $D_{15}$ | $D_{20}$ to $D_{25}$ | $D_{00}$ to $D_{05}$ | $\ldots$ | $D_{10}$ to $D_{15}$ | $D_{20}$ to $D_{25}$ |

(2) $R, / L=L$ (left shift)

| Output | $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | $\ldots$ | $\mathrm{~S}_{401 / 383}$ | $\mathrm{~S}_{402384}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | $\mathrm{D}_{00}$ to $\mathrm{D}_{05}$ | $\mathrm{D}_{10}$ to $\mathrm{D}_{15}$ | $\mathrm{D}_{20}$ to $\mathrm{D}_{25}$ | $\mathrm{D}_{00}$ to $\mathrm{D}_{05}$ | $\ldots$ | $\mathrm{D}_{10}$ to $\mathrm{D}_{15}$ | $\mathrm{D}_{20}$ to $\mathrm{D}_{25}$ |

## 6. OPERATION OF OUTPUT BUFFER

The output buffer consists of an operational amplifier circuit that does not perform precharge operation. Therefore, driver output current Ivoh $1 / 2$ is the charging current to the LCD, and IvoL $1 / 2$ is the discharging current.

Figure 6-1. LCD panel driving waveform of $\mu$ PD16647


## * 7. CURRENT CONSUMPTION REDUCTION FUNCTION

It is possible to fine-control the bias current of the output amplifier (Static current consumption) by using the bias current control function (Bcont pin). When using this function, connect this pin to the stabilized Vod2 potential using an external resistor (Rext). When not using this function, however, short-circuit this pin to VDD2.

Figure 7-1. Bias Current Control Function/Bcont


Refer to the table below for the percentage of current regulation compare to normal mode, when using the bias current control function.

Table 7-1. Current Consumption Regulation Percentage Compared to Normal Mode (VdD1 = 3.3 V, VdD2 = 5 V)

| Rext $^{(k \Omega)}$ | Current Consumption Regulation Percentage (\%) |
| :---: | :---: |
| Short-circuit | 100 |
| 10 | 95 |
| 20 | 91 |
| 40 | 85 |
| 80 | 79 |

Remark Be aware that the above current consumption regulation percentages are not productcharacteristic guaranteed as they are based on the results of simulation.

Caution Because the bias-current control functions control the bias current in the output amplifier and regulate the over-all current consumption of the driver IC, when this occurs, the characteristics of the output amplifier will simultaneously change. Therefore, when using these functions, be sure to sufficiently evaluate the picture quality.

## 8. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ( $\mathrm{Vss}_{1}=\mathrm{Vss}_{2}=0 \mathrm{~V}$ )

| Parameter | Symbol | Ratings | Unit |
| :---: | :---: | :---: | :---: |
| Logic Supply Voltage | VDD1 | -0.3 to +4.5 | V |
| Driver Supply Voltage | V ${ }_{\text {dD2 }}$ | -0.3 to +6.0 | V |
| Input Voltage | V | -0.3 to V ${ }_{\text {dD1,2 }}+0.3$ | V |
| Output Voltage | Vo | -0.3 to V ${ }_{\text {DD } 1,2}+0.3$ | V |
| Operating Ambient Temperature | $\mathrm{T}_{\text {A }}$ | -10 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ( $\mathrm{T}_{\mathrm{A}}=-10$ to $+75^{\circ} \mathrm{C}, \mathrm{Vss} 1=\mathrm{Vss2}=0 \mathrm{~V}$ )

| Parameter | Symbol | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Supply Voltage | VDD1 | 3.0 | 3.3 | 3.6 | V |
| Driver Supply Voltage | VDD2 | 4.5 | 5.0 | 5.5 | V |
| High-level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{VDD1}$ |  | VDD1 | V |
| Low-level Input Voltage | VIL | 0 |  | 0.3 VDD1 | V |
| $\gamma$-corrected Supply Voltage | V 0 to $\mathrm{V}_{9}$ | $\mathrm{Vss} 2+0.1$ |  | VDD2-0.1 | V |
| Clock Frequency | fclk |  |  | 50 | MHz |

Electrical Characteristics $\left(\mathrm{T}_{\mathrm{A}}=-10\right.$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{Vss}^{2}=\mathrm{V}_{\mathrm{ss} 2}=0 \mathrm{~V}$, Short-circuit Bcont to VDD2)

| Parameter | Symbol | Condition |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current | IL | $D_{00}$ to $D_{05}, D_{10}$ to $D_{15}$, <br> $\mathrm{D}_{20}$ to $\mathrm{D}_{25}, \mathrm{R}, \mathrm{L}$, STB |  |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Pull-up Resistor | Rpu | $\mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}$ |  | 40 | 100 | 250 | k $\Omega$ |
| High-level Output Voltage | Vон | STHR (STHL), lo = $=1.0 \mathrm{~mA}$ |  | $V_{D D 1}-0.5$ |  |  | V |
| Low-level Output Voltage | Vol | STHR (STHL), lo = +1.0 mA |  |  |  | 0.5 | V |
| Static Current Consumption of $\gamma$-corrected Power | Ivn1 | $\begin{aligned} & V_{\mathrm{DD} 1}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{n}} \text { to } \mathrm{V}_{\mathrm{n}+1}=0.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD} 2}=5.0 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{0}$ to $\mathrm{V}_{1}$ | 126 | 253 | 506 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}$ to $\mathrm{V}_{2}$ | 145 | 291 | 582 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{2}$ to $\mathrm{V}_{3}$ | 289 | 579 | 1158 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{3}$ to $\mathrm{V}_{4}$ | 252 | 504 | 1008 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{4}$ to $\mathrm{V}_{5}$ | 343 | 686 | 1372 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{5}$ to $\mathrm{V}_{6}$ | 315 | 631 | 1262 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{6}$ to $\mathrm{V}_{7}$ | 237 | 474 | 948 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{7}$ to $\mathrm{V}_{8}$ | 158 | 316 | 632 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{8}$ to $\mathrm{V}_{9}$ | 40 | 80 | 160 | $\mu \mathrm{A}$ |
| Driver Output Current | Ivohz | $\begin{aligned} & \text { Vout }=4.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{x}}=4.9 \mathrm{~V} \text { Note1 }, \\ & \mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5.0 \mathrm{~V} \end{aligned}$ |  | -0.12 |  | -0.03 | mA |
|  | Ivol2 | $\begin{aligned} & \text { Vout }=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{X}}=0.1 \mathrm{~V}^{\text {Note } 1,}, \\ & \mathrm{~V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5.0 \mathrm{~V} \end{aligned}$ |  | 0.04 |  | 0.16 | mA |
| Output Voltage Deviation | $\Delta \mathrm{V}$ 。 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5.0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V} \text { Note1 } \end{aligned}$ |  |  | $\pm 10$ | $\pm 20$ | mV |
| Output Swing Difference Deviation | $\Delta V_{\text {P.P }}$ | Input data |  |  | $\pm 5$ |  | mV |
| Output Voltage Range | Vo | Input data : 00 H to 3FH |  | Vss2 + 0.1 |  | VDD2 - 0.1 | V |
| Dynamic Logic Current Consumption | lod1 | $\text { No load, } \mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}^{\text {Note2 }}$ |  |  | 0.5 | 2.5 | mA |
| Dynamic Driver Current Consumption | IdD2 | No load, $\mathrm{V}_{\mathrm{DD} 2}=5.0 \mathrm{~V}^{\text {Note2 }}$ |  |  | 5.0 | 10.0 | mA |

Notes 1. Vx refers to the output voltage of analog output pins $S_{1}$ to $S_{402 / 384}$.
Vout refers to the voltage applied to analog output pins $\mathrm{S}_{1}$ to $\mathrm{S}_{402 / 384}$.
2. The STB cycle is specified at $31 \mu \mathrm{~s}$ and fclk $=16 \mathrm{MHz}$.

Switching Characteristics $\left(\mathrm{T}_{\mathrm{A}}=-10\right.$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{dD} 2}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{Vss} 1=\mathrm{V}_{\mathrm{ss} 2}=0 \mathrm{~V}$, Short-circuit Bcont to Vod2)


Note Vout refers to the voltage applied to analog output pins $\mathrm{S}_{1}$ to $\mathrm{S}_{402 / 384}$.
<Output Load>


Timing Requirements ( $\mathrm{T}_{\mathrm{A}}=-10$ to $+75^{\circ} \mathrm{C}, \mathrm{VDD1}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{VDD2}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{Vss} 1=\mathrm{Vss2}=0 \mathrm{~V}$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Pulse Width | PWClk |  | 20 |  |  | ns |
| Clock High Period | PWCLK (H) |  | 4 |  |  | ns |
| Clock Low Period | PWCLK (L) |  | 4 |  |  | ns |
| Data Setup Time | tsetup1 |  | 4 |  |  | ns |
| Data Hold Time | thold |  | 0 |  |  | ns |
| Start Pulse Setup Time | tsetup2 |  | 4 |  |  | ns |
| Start Pulse Hold Time | thold2 |  | 0 |  |  | ns |
| INV Setup Time | tsetup4 |  | 4 |  |  | ns |
| INV Hold Time | thold4 |  | 0 |  |  | ns |
| Start Pulse Low Period | tspL |  | 2 |  |  | CLK |
| STB Setup Time | tsetup3 |  | 1 |  |  | CLK |
| STB Pulse Width | PW ${ }_{\text {stb }}$ |  | 2 |  |  | CLK |
| Last Data Timing | tıdt |  |  |  | 1 | CLK |
| CLK to STB Time | tclk-stb | CLK $\uparrow \rightarrow$ STB $\uparrow$ | 7 |  |  | ns |
| STB to CLK Time | tstb-clk | STB $\uparrow \rightarrow$ CLK $\uparrow$ | 7 |  |  | ns |



## 9. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met for mounting conditions of the $\mu$ PD16647.
For more details, refer to the Semiconductor Device Mounting Technology Manual (C10535E).
Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.
$\mu$ PD16647N-xxx: TCP (TAB package)

| Mounting Condition | Mounting Method | Condition |
| :--- | :--- | :--- |
| Thermocompression | Soldering | Heating tool 300 to $350^{\circ} \mathrm{C}$, heating for 2 to 3 sec; pressure 100 g (per solder). |
|  | ACF | Temporary bonding 70 to $100^{\circ} \mathrm{C}$; pressure 3 to $8 \mathrm{~kg} / \mathrm{cm}^{2}$; time 3 to 5 sec. Real <br> (Adhesive Conductive <br> bonding 165 to $180^{\circ} \mathrm{C}$ pressure 25 to $45 \mathrm{~kg} / \mathrm{cm}^{2}$ time 30 to 40 secs (When using <br> (Film) |

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.
(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Reference Documents

## NEC Semiconductor Device Reliability/Quality Control System (C10983E) Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of September, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).


[^0]:    The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
    Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

